Patent classifications
G
PHYSICS
Load children
G11
INFORMATION STORAGE
Load children
G11C
STATIC STORES
Load children
7/00
Arrangements for writing information into, or reading information out from, a digital store
Load children Filter patents View analytics View as hierarchy
G11C7/10
Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Load children Filter patents View analytics View as hierarchy
G11C7/1015
Read-write modes for single port memories, i.e. having either a random port or a serial port
Load children Filter patents View analytics View as hierarchy
G11C7/1018
Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
Load children Filter patents View analytics View as hierarchy
G11C7/1027
Static column decode serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled bit line addresses
Filter patents View analytics View as hierarchy